Abstract-The goal of this work is to develop and validate a time-domain simulation model which can emulate the reclosing capabilities of an overcurrent and reclosing relay. The model is capable of performing multiple reclosing shots and can be programmed to operate on standard TCC curves by specifying the desired equations. The duration of the reclose intervals can also be specified. The performance of the model is compared to the performance of the reclosing relay by simulating the same fault scenarios on each and comparing the resulting fault current waveforms. Specifically, the operating times of the timeovercurrent trip function and duration of the reclose intervals are compared. The operating times are also compared with the theoretical values from the TCC curve equations. The accuracy of the reclosing relay model is compared to the actual relay for similar fault scenarios. The results show that both the model and the reclosing relay operate close to the expected theoretical values.
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I. INTRODUCTION
The primary goal of this work is to develop and validate a computer simulation model which can emulate the reclosing capabilities of an overcurrent and reclosing relay. The simulation model will be developed in PSCAD/EMTDC, a time-domain simulation program suited for analysis of transients in power systems. The relay modeled in this work is a commercially available, of-the-shelf, overcurrent/reclosing relay [1] . Section II will discuss the capabilities of a typical microprocessor-based reclosing relay. Next, Section III will discuss the development of a PSCAD simulation model of the reclosing relay logic using available PSCAD modules. In Section IV, the performance of the model will be compared to the actual relay and expected theoretical results. Four single lineto-ground fault scenarios are simulated to test four different reclosing sequences. The performance of the model will be compared to the performance of the actual reclosing relay by simulating the same fault scenarios on each and comparing the resulting fault current waveforms. Specifically, the operating times of the time-overcurrent trip function and duration of the reclose intervals will be compared. The operating times are also compared with the theoretical values from the TCC curve equations. The results show that both the PSCAD model and reclosing relay operate close to the expected theoretical values.
II. RECLOSING RELAY CAPABILITIES
Typical microprocessor-based overcurrent and reclosing relays have several protective functions available in one device and can be programmed to utilize these functions as needed. In this work, the relay considered has several available protective functions such as instantaneous and time-overcurrent elements monitoring phase, ground, neutral, and negative sequence currents. The trip function of this relay can be programmed using these elements. In this work, a reclosing relay operating in fuse saving mode is modeled, i.e., the reclosing relay operates on the fast curve for the first two trip operations and on the delayed curve for the last two operations. The relay monitors the phase and neutral currents and performs a threephase trip. To implement this operation, the following logical equation is used to trip the reclosing relay,
where trip is the trip signal output by the reclosing relay, t 1 is the fast time-overcurrent curve timeout, t 2 is the delayed timeovercurrent curve timeout, and s 0 − s 3 correspond to the shot number in the reclose sequence. Although additional features common in overcurrent and reclosing relays, such as drive-tolockout, can be implemented, this particular implementation is chosen because it is a common reclosing relay scheme in distribution circuits and allows for testing of the basic reclosing function. Additionally, several TCC curve choices are available, such as the standard IEEE and IEC inverse time-overcurrent curves [2] . Reclosing operation is achieved by enabling and programming values for the reclose intervals. Complete details of the reclosing relay's capabilities can be found in [1] .
III. RECLOSING RELAY MODEL
Developing a simulation model of a reclosing relay or any device is important to determine how the component and associated system will behave under various operating conditions. Although the standard software includes models of basic protective devices and functions, a built-in reclosing relay model is not available. This section will discuss the development of a PSCAD simulation model for the reclosing function of the actual reclosing relay. The model is presented in Figure 1 . The reclosing relay model consists of four components: signal processing block, TCC curve implementation, reclosing relay logic implementation, and circuit breaker control. Together, the components will be combined to complete the model of the reclosing function. They are described in the following subsections.
A. Signal Processing Block
The signal processing block takes time-domain current signals from the distribution circuit model and passes them to the TCC curve blocks. This block is shown on the left side of Figure 1 with inputs from I a , I b , and I c . Using the Fast Fourier Transform (FFT) module available in PSCAD, the phasor magnitude of current for the fundamental component of each phase is passed on. Additionally, although not utilized by the TCC curve blocks, the fundamental component phase angle and sequence component magnitude and phase angle are output and can be observed.
B. TCC Curve Implementation
The next component implements the inverse timeovercurrent protective function of the reclosing relay. Inverse time-overcurrent function blocks are built-in to PSCAD. The blocks allow for the user to choose the settings for standard TCC curve types. Additionally, more customized curves can be implemented in these blocks by manually choosing the variables in the generic TCC equation below,
where TD is the time-delay setting, M is multiples of pickup current, and A, B, K and p are variable parameters.
If the input to the block exceeds the specified pickup current, the block imposes a time delay based on the specified TCC curve before asserting a high signal at the output. In this manner, the standard TCC curves can be implemented in the relay model. For each phase, two curves (fast and delayed) are implemented using these built-in inverse time-overcurrent blocks with different TCC equations. The output from the fast curves of all three phases are input to an OR gate. Similarly, the output from the three delayed curves are also input to a separate OR gate. If there is a fault on any phase, the output of either OR gate will go high based on whether the fast or delayed curve is specified.
C. Reclosing Relay Logic Implementation
The next part of the model implements the reclosing logic of the relay. The OR gate outputs are passed to a twoselector control switch. The fast curve operation is connected to selection A and the delayed curve operation is connected to selection B. The switch is set to selection A until a control signal is received. The logic circuit to the right of the selector switch counts the number of shots and changes the selector switch from fast curve operation to delayed curve operation after two shots are counted. Additionally, the output of the selector switch also acts as the TRIP signal to the circuit breaker. The relay model will trip all three phases simultaneously. The logical equation for the relay model trip signal, trip, can be expressed as,
where A and B are determined by the selector switch control signal and the remaining variables are the outputs from the fast and delayed time-overcurrent blocks of each phase.
In order to count the number of reclosing shots, the output from the selector switch is passed to an edge detector connected to the built-in counter block. Whenever either the fast or delayed curve output times out, the counter will be incremented to an integer value between 0 and 4. However, because this counter value will change after each increment, the output is passed to four comparators. The output of each comparator will go high and remain high after the shot counter has observed each reclosing shot. In other words, the output of the first comparator will go high after shot count 1, the output of the second comparator will go high after shot count 2, and similarly for all four. The output from the third comparator is used to activate the control switch; after two reclosing shots are counted, the model will operate on the delayed curves.
The next step is to implement the CLOSE signal. In the actual relay logic, after a trip operation, the relay waits for the specified reclose interval time before attempting to reclose. This reclose interval can be thought of as a delayed CLOSE signal. Therefore, the output of the comparator will be delayed using the built-in delay and then monostable blocks. After each shot counter increment, the corresponding comparator will go high. The delay block implements the reclose interval delay and the monostable block changes a constant signal into a pulse (explained later for the circuit breaker input). The pulse output from each monostable block will act as one CLOSE signal. Each pair of these blocks implements a corresponding reclose interval. That is, the first pair of delay and monostable blocks implements the first reclose interval, the second pair implements the second reclose interval, and the third pair implements the third reclose interval. Note that because the relay is operating in a two-fast, two-delayed operation, the relay will lockout after the fourth shot. The outputs from each of these delay-monostable block pairs is input to an OR gate. Each pulse from the monostable blocks pass through the OR gate as the CLOSE signal.
D. Circuit Breaker Control
At this point, the TRIP and CLOSE signals have been implemented in PSCAD. The TRIP signal is output from the selector switch and the CLOSE signal is output from the monostable block as pulses. However, these signals cannot be simply passed to the circuit breaker model in PSCAD to implement the reclosing function. The standard circuit breaker model is controlled by one external binary signal. Initially the circuit breaker is closed by default. An input signal of 0 will maintain the breaker closed and an input of 1 will trip the breaker open. Note that a breaker status of 0 corresponds to the closed state and 1 corresponds to the open or tripped state. Additionally, the state where both TRIP and CLOSE are simultaneously asserted is not allowed.
Using the J-K flip-flop block in PSCAD provides a simple way of implementing the reclosing operation. Table I shows how TRIP and CLOSE are used as inputs to J and K respectively to achieve the desired logic. Under normal operating conditions, the circuit breaker is closed and both TRIP and CLOSE signals are 0. In this state, the flip-flop will maintain in the closed state. When a fault is sensed and the TRIP signal is asserted, the breaker is opened. During the subsequent reclose interval, both TRIP and CLOSE are low which maintains the opened state. After the specified reclose interval, the CLOSE signal is asserted and the breaker is reset to the closed state. As before, the state where both J and K are simultaneously asserted is not allowed. Table I  J-K FLIP-FLOP TRUTH TABLE IMPLEMENTATION 
IV. EVALUATING PERFORMANCE OF RECLOSING RELAY MODEL
In this section, four fault scenarios are simulated with the PSCAD reclosing relay model to test four possible reclosing sequences. In order to compare the model with the reclosing relay's performance, the simulated fault current waveforms in PSCAD are replicated using a low-level signal generator to simulate the same fault conditions on the actual relay. The signal generator is capable of being programmed to generate sinusoidal waveforms which match a desired fault current waveform. The signal generator can also sense inputs to monitor relay contacts and itself has output contacts to drive relay logic. This interface creates a closed loop, allowing one to test the actual relay under conditions similar to the those in the simulation. The resulting waveforms from PSCAD and the event recorder of the reclosing relay are then plotted in Matlab. The goal of this section is to analyze the waveforms and compare the model and reclosing relay operation with the theoretical values from the TCC curve equations.
A. Distribution Circuit Model
The one-line diagram of the distribution circuit model used to test each fault scenario is shown in Figure 2 . Note that this is a simple distribution circuit, allowing one to limit the number of variables tested. The equivalent source is specified at 12 MVA and operates at 115 kV. The radial topology and lack of distributed generation allows for a straightforward analysis. Temporary and permanent single line-to-ground faults, at locations A or B, are considered because this type of fault is the most common type on a distribution system. 
B. PSCAD Simulation Results
To validate the accuracy of the reclosing relay model, four fault scenarios are considered to test four possible reclosing sequences, shown in Table II . In each case, a single line-toground fault was placed at either location A or location B on the single phase lateral in Figure 2 , on phase C, at 1.00 sec into the simulation. The IEC short-time inverse (C5) curve, Equation (4), is utilized for both fast and delayed curves in the model. The time-delay setting is changed to achieve the two operating times, where TD is the time-delay setting and M is multiples of pickup. In order to observe different reclosing sequences, the type of fault, duration, and location are changed. First, two temporary faults, downstream of the fuse, with varying durations are tested (Scenarios 1 and 2 ). This results in one fast operation and two fast operations (depending on the duration of the fault) before the fault self-clears. In both of these cases, the reclosing relay operates before the fuse clears. Next, two permanent faults are tested (Scenarios 3 and 4) . The first is a permanent single line-to-ground fault on the single phase lateral, downstream of the fuse. This scenario results in two fast operations and the fuse clearing the fault. Note that after the fuse clears the fault, the current on phase C will be lower than the prefault phase C current. The last scenario is a permanent fault on phase C, upstream of the fuse. This scenario results in two fast operations and two delayed operations followed by recloser lockout. The resulting simulation waveforms of the four reclosing sequences are shown in Figure 3 .
C. Comparison of Model and Relay Performance
The performance of the model is compared to the performance of the reclosing relay by simulating the same fault scenarios on the actual relay and comparing the resulting fault current waveforms. Specifically, the operating times of the time-overcurrent trip function and duration of the reclose intervals are compared. The operating times are also compared with the theoretical values from the TCC curve equations. An overview of the data flow is shown in Figure 4 . Using the reclosing relay model, simulations are run to obtain the fault current magnitudes and phase angles. These fault conditions are then replicated on the reclosing relay using a low-level signal generator. The fault current waveforms and relay performance data is then extracted from the reclosing relay's event recorder. After the data has been imported to Matlab, various types of analysis, such as the wavelet-domain analysis in [3] , can be completed. However, because the resolution of the event recorder data is set to 8 samples per cycle, an accurate comparison between PSCAD and event recorder data could not be made in the wavelet-domain. 
D. Data Analysis
The data analysis compares theoretical values from the TCC curves with the PSCAD waveforms and event recorder data. One can calculate the theoretical operating times for the fast and delayed curves by using the analytic equations for the corresponding TCC curve. In this work, the IEC short-time inverse (C5) curve, Equation (4), is utilized for both fast and delayed curves in the reclosing relay. The time-delay setting is changed to achieve the two operating times. For the PSCAD model, the values in Table III show the input to the generic TCC equation of the PSCAD time-overcurrent block, Equation (2) . The theoretical operating time is shown in the column t TCC . The reclose interval settings for both the PSCAD simulation and reclosing relay are shown in Table IV . The operating times are determined by observing the duration of the fault and reclose intervals on the faulted phase. For the reclosing relay, event recorder data is used. However, because the reclose intervals cannot be accurately observed in the captured waveforms, the duration between TRIP and CLOSE signals from the relay is calculated to determine reclose interval durations.
Because Fault Scenario 4 contains the maximum number of shots (four) and reclose intervals (three), these results are presented below in Tables V and VI. Similar results are achieved for the other fault scenarios. The column t sim specifies either the manually calculated or measured times for the simulation model or actual relay. The column ∆t specifies the difference between t sim and t TCC (∆t = t sim − t TCC ). We observe that for the PSCAD simulation, the operating times are relatively close to the expected results. However, errors are largest for the first fast operation and the second delayed operation. The error is reduced for the intermediate operations (second fast and first delayed). The reclose intervals have relatively low error. For the reclosing relay test, we observe that the highest error is with the two fast operations. Also, it is observed that there is significant error in the reclose intervals. However, this error in each reclose interval appears to be constant at approximately 0.146 sec. 
E. Summary of Analysis
Both the PSCAD model and reclosing relay had small deviations from the expected TCC curve equations. The largest deviations were observed for the reclose intervals during the reclosing relay test. However, for each reclose interval, the absolute error is constant at approximately 0.146 sec. This indicates a delay in the actual relay operation that is not accounted for in the simulation model. If the constant delay is considered in the simulation model, both the PSCAD model simulations and the actual relay provide similar accuracy.
Additionally, in the PSCAD simulations, a consistent error, approximately 0.0035 sec., was apparent in each of the first time-overcurrent operations. The positive value means that the PSCAD model took longer to operate than the specified TCC curve equation. One possible source of error is the difference in dc-offset during the first fast operation. Observing the waveform in Figure 3, d) , the dc-offset is larger for the second, third, and fourth time-overcurrent operations. Because the variable for multiples of pickup, M, is not changed between reclose operations in the TCC equation, the larger dc-offset is not accounted for. This would lead to a shorter theoretical operating time. Implementing filtering techniques, such as a cosine filter, to reduce the dc-offset in the signal processing block of the simulation model would reduce this error. Alternatively, in the TCC equation, M can be adjusted for each reclosing shot.
A third observation is that the reclose interval times are more accurate than the time-overcurrent operations in the PSCAD model. This is likely due to the delay between reclose operations being determined only by a preset delay block; there are fewer sources of error, such as differences in dcoffset. Lastly, it can be observed that the PSCAD reclosing relay model provides a good approximation to real world relay behavior. Although the operating times are not exactly the same as the theoretical TCC curve values, the results are reasonably close to use the reclosing relay model in more complicated systems to simulate reclosing relay performance.
